R13 Code No: 126EN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year II Semester Examinations, April - 2018 VLSI DESIGN (Common to ECE, ETM) Max. Marks: 75 Time: 3 hours **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. (25 Marks) Define figure of merit of MOS transistor. 1.a) [2] [3] Draw the CMOS inverter circuit. b) What is meant by synthesis? [2] c) Differentiate Functional simulation and timing simulation. d) [3] What is the importance of fan-in and fan-out? [2] e) Differentiate rise time and fall time. f) Draw the 1-bit SRAM cell. [2] g) What are the various serial access memories? [3] h) Implement 2:1 MUX using PAL. [2] i) What is the difference between verification and validation? [3] i) (50 Marks) 2. Draw and explain the operation of BiCMOS inverter. [10] OR 3. Derive the drain to source current equation for NMOS enhancement mode transistor. [10] Discuss the steps involved in VLSI design flow. [10]5. Draw the stick diagram for the following Boolean expression using CMOS logic. F = A(B+C).[10] Briefly explain the commonly used technique to estimate the delay time of a MOS 6. inverter. Implement 4:1 multiplexer using switch logic.

Discuss scan design Techniques.

OR

OR

[10]

[10]

[10]

[10]

[10]

OR

[10]

[10]

8.

9.

Design a 4-bit magnitude comparator.

Design a zero detector circuit.